Verilog gerenating is OK. VCD generation is NG. ./run-examples.sh GCD --backend-name verilator cd /home/peter/chisel-workspace/chisel-tutorial/test_run_dir/examples ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback