Abstract: Self-timed (ST) digital circuits, which constitute a subclass of asynchronous circuits, have a number of advantages over synchronous and asynchronous counterparts. Due to the two-phase ...
Abstract: The paper shows an influence of a choice of autonomous testing structure on fault coverage in synchronous digital sequential circuit testing. In order to increase testability of sequential ...
Verification had always been an important part of SOC design flow. As SOCs are getting more and more complex, so is their verification. Verification of a design involves simulating the all possible ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback