Abstract: The primary objective of this project is to implement a low-latency floating-point division and square root unit with a reduced iteration count. The proposed architecture adopts a fully ...