project: implementing the SR_LATCH LAYOUT. Design , simulate and layout an SR latch using NMOS (nchannel MOSFET) and PMOS (p-channel MOSFET) transistors in the 180nm technology using Cadence software.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback