A hardware implementation of the Block Processor (BP) from the classic 1988 paper "A Pipeline Architecture for Factoring Large Integers with the Quadratic Sieve Algorithm" by Carl Pomerance, J.W.