Designed and implemented a 6T SRAM memory cell using Cadence Virtuoso,optimized area utilization.Performed Design Rule Check (DRC), Layout Versus Schematic (LVS), and parasitic extraction (PEX) to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results