After completing this task, you should create future projects in a similar fashion and use SystemVerilog and ModelSim accordingly. In all the labs, you will need to write the code and verify its ...