Abstract: This paper explores gate-level modeling and simulation of Single Event Transient (SET) filters in digital circuits. It demonstrates the feasibility of evaluating SET filter performance using ...

There's been a shift in what's needed in modeling standards for IC design. The focus has moved from timing to power consumption. Timing modeling, which dominated much of the effort from the early to ...