This repos contains the implementation of IEEE 802.11 (i.e. Wifi) OFDM-based transceiver system. This is stored in 2 separate parts, i.e. transmitter (TX) and receiver (RX). MY_SOURCES contains hdl ...
This project demonstrates the implementation of a 1-bit Full Adder using Behavioral Modeling in Verilog, deployed on the Basys3 FPGA development board (Artix-7). The Full Adder takes three 1-bit ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results