Abstract: This paper describes a novel multiphase clock generator with simplicity, short locking time and low jitter performance. The multiphase clock generator is based on digital delay-locked loop ...
Abstract: This paper describes a low power and low area multiphase digital DLL. The architecture of the proposed DLL uses coarse tune loop and fine tune loop to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback