This repository contains a SystemVerilog implementation of a DMA controller with an AXI4-Lite interface. The design allows the DMA core to read data from a source memory address and write it to a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback