Abstract: When evaluating the characteristics of electrical double-layer capacitors (EDLCs), also called supercapacitors (SCs), calculating the capacitance and internal resistance is often necessary.
In logic devices such as finFETs (field-effect transistors), metal gate parasitic capacitance can negatively impact electrical performance. One way to reduce this parasitic capacitance is to optimize ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback